

(19) World Intellectual Property Organization
International Bureau




(43) International Publication Date
26 July 2001 (26.07.2001)

PCT

(10) International Publication Number
WO 01/54175 A1

- (51) International Patent Classification⁷: H01L 21/20 (74) Agents: CONNORS, Matthew, E. et al.; Samuels, Gauthier & Stevens, LLP, Suite 3300, 225 Franklin Street, Boston, MA 02110 (US).
- (21) International Application Number: PCT/US01/01413
- (22) International Filing Date: 16 January 2001 (16.01.2001) (81) Designated States (*national*): CA, JP.
- (25) Filing Language: English (84) Designated States (*regional*): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR).
- (26) Publication Language: English
- (30) Priority Data: 60/177,085 20 January 2000 (20.01.2000) US
Published:
— with international search report
— before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments
- (71) Applicant: AMBERWAVE SYSTEMS CORPORATION [US/US]; 13 Garabedian Drive, Salem, NH 03079 (US).
- (72) Inventor: FITZGERALD, Eugene, A.; 7 Camelot Road, Windham, NH 03087 (US).
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: LOW THREADING DISLOCATION DENSITY RELAXED MISMATCHED EPILAYERS WITHOUT HIGH TEMPERATURE GROWTH



(57) Abstract: A semiconductor structure and method of processing same including a substrate, a lattice-mismatched first layer deposited on the substrate and annealed at a temperature greater than 100°C above the deposition temperature, and a second layer deposited on the first layer with a greater lattice mismatch to the substrate than the first semiconductor layer. In another embodiment there is provided a semiconductor graded composition layer structure on a semiconductor substrate and a method of processing same including a semiconductor substrate, a first semiconductor layer having a series of lattice-mismatched semiconductor layers deposited on the substrate and annealed at a temperature greater than 100°C above the deposition temperature, a second semiconductor layer deposited on the first semiconductor layer with a greater lattice mismatch to the substrate than the first semiconductor layer, and annealed at a temperature greater than 100°C above the deposition temperature of the second semiconductor layer.

**LOW THREADING DISLOCATION DENSITY RELAXED MISMATCHED
EPILAYERS WITHOUT HIGH TEMPERATURE GROWTH**

PRIORITY INFORMATION

5 This application claims priority to provisional application Ser. No. 60/177,085 filed January 20 2000.

BACKGROUND OF THE INVENTION

 The invention relates to the field of low threading dislocation density relaxed
10 mismatched epilayers, and in particular to such epilayers grown without high temperature.

 The goal of combining different materials on a common substrate is desirable for a variety of integrated systems. Specifically, it has been a long-standing desire to combine different semiconductor and oxide materials on a common useful substrate such as a silicon substrate. However, just as the different materials properties are beneficial from the system
15 application perspective, other properties may make such materials combinations problematic in processing. For example, semiconductor materials with different properties often have different lattice constants. Therefore, upon deposition of one semiconductor material on top of another substrate material can result in many defects in the semiconductor layer, rendering it useless for practical application.

20 Seminal work into the quantitative interpretation of dislocation densities and the connection to growth parameters was accomplished in the early 1990's (see, for example, E.A. Fitzgerald et al. J. Vac. Sci Tech. B 10,1807 (1992)). Using relaxed SiGe alloys on Si as the model system, it was realized that higher temperature growth of compositionally graded layers was a key to producing a relaxed SiGe layer on Si with high perfection.

25 However, practical constraints from current equipment used to manufacture Si-based epitaxial layers create difficulty in depositing high germanium concentration alloys without deleterious particle formation from either gas phase nucleation or equipment coating. For example, a large amount of current Si-based epitaxial wafers are created using single-wafer, rapid thermal chemical vapor deposition (CVD) systems. Although these systems offer
30 great control of Si epilayer thickness uniformity across a wafer, the process encounters problems when germane is added to the gas stream to deposit SiGe alloy layers. Due to the lower decomposition temperature of germane than silane, dichlorosilane, or trichlorosilane, it is possible to nucleate germanium particles in the gas stream, or to coat parts of the reactor with thick deposits that can lead to particle generation.

The overall effect is that the epitaxial growth on the Si wafer can incorporate many particles, which not only degrade material quality locally, but also act as heterogeneous nucleation sites for additional threading dislocations, decreasing overall material quality. Particle generation occurs more rapidly with higher growth temperature; thus, the growth conditions that lead to lower threading dislocation densities (i.e. higher growth temperatures), unfortunately lead to more particles and a higher threading dislocation density than expected. Lower growth temperatures that avoid higher particle generation will create a higher threading dislocation density.

10 SUMMARY OF THE INVENTION

The problems of the prior art can be overcome by developing a method to create high dislocation velocities even though deposition occurs at lower growth temperatures. Accordingly, the invention provides a structure and a method to produce a low threading dislocation density, mismatched epilayer without the need for depositing the film at high temperature, thus avoiding the germane particle generation.

In accordance with an embodiment of the invention there is provided a semiconductor structure and method of processing same including a substrate, a lattice-mismatched first layer deposited on the substrate and annealed at a temperature greater than 100°C above the deposition temperature, and a second layer deposited on the first layer with a greater lattice mismatch to the substrate than the first semiconductor layer.

In another embodiment there is provided a semiconductor graded composition layer structure on a semiconductor substrate and a method of processing same including a semiconductor substrate, a first semiconductor layer having a series of lattice-mismatched semiconductor layers deposited on the substrate and annealed at a temperature greater than 100°C above the deposition temperature, a second semiconductor layer deposited on the first semiconductor layer with a greater lattice mismatch to the substrate than the first semiconductor layer, and annealed at a temperature greater than 100°C above the deposition temperature of the second semiconductor layer.

BRIEF DESCRIPTION OF THE DRAWINGS

Figures 1A-1C is a schematic block diagram of the growth process and subsequent structure of low dislocation density, lattice mismatched films using alternating steps of epitaxial growth and high temperature annealing;

Figure 2 is a graph showing the temperature changes and gas flows in a chemical vapor deposition system utilized in accordance with an exemplary embodiment of the

invention;

Figure 3 is a graph showing threading dislocation density at the relaxed SiGe surface vs. growth temperature in SiGe graded layers on Si substrates;

Figure 4 is a graph showing the change in effective strain vs. growth temperature to fit the experimental data with an activation energy of 2.25; and

Figure 5 is a chart showing total and field threading dislocation densities for 20% SiGe on a 0-20% graded buffer (graded at 10% Ge/ μm) with and without a high temperature annealing step after growth in which epitaxial growths were performed at 700-750°C.

10 DETAILED DESCRIPTION OF THE INVENTION

Figures 1A-1C is a schematic block diagram of the growth process and subsequent structure of low dislocation density, lattice mismatched films using alternating steps of epitaxial growth and high temperature annealing. In accordance with an exemplary embodiment of the invention, a relatively low lattice-mismatched film 102 is deposited on a surface of a substrate 100 with a different lattice constant at a low temperature, i.e., where particle generation is at a minimum. A low mismatched film can be defined as one in which the lattice mismatch is less than 1%.

After deposition of the film 102, the film is annealed at high temperature without any deposition source gas flowing across the surface, i.e., hydrogen or nitrogen, since they do not deposit any atoms on the surface. This annealing step increases dislocation flow and nearly completely relaxes the deposited film. Because the mismatch is low, the threading dislocation density remains low. Also, the rapid thermal feature of many CVD reactors is a benefit, since wafer temperature can be changed rapidly with time. If the CVD equipment has a large thermal mass, i.e., in the non-rapid thermal arrangement, this procedure is impractical since the annealing step would require too much time, and therefore increase the cost of manufacturing.

The first two aforementioned steps can be repeated, increasing the lattice mismatch in subsequent layers 104. After this sequence, a relaxed graded composition structure is formed, yet the high temperatures during the growth cycle have been avoided, and therefore the particle problem is minimized.

In the particular case of SiGe alloys deposited on Si substrates, typical growth temperatures in rapid thermal systems are between 600 and 750°C. It is known that near complete relaxation of SiGe layers can be accomplished in this temperature range, with threading dislocation densities on the order of mid- 10^5 cm^{-2} to 10^6 cm^{-2} . Although this

density is much lower than the $\sim 10^8 \text{ cm}^{-2}$ density achieved with direct growth of the final SiGe layer directly on the Si substrate (without the graded layer), it is generally desired to achieve the lowest threading dislocation density possible. By annealing the layers in-between deposition as described (anneal temperatures greater than 900°C for germanium concentrations less than 50% or so), dislocation densities $< 10^5 \text{ cm}^{-2}$ can be achieved.

The annealing step can be performed after more than one growth step if the lattice mismatch increase is small enough at each interface. However, if fairly large steps (near 1% mismatch) are deposited, an annealing step is required after every growth step.

The process conditions required for the invention are shown in Figure 2, using SiGe alloy deposition as an example. The figure shows growth temperature as well as germane and silane flow versus time for implementation in a CVD system. The temperature is cycled between the growth temperature and the annealing temperature using the rapid thermal feature of the reactor. The key aspect is that the gas is not flowing during the high temperature annealing sequences. Using this method, gas phase nucleation of germane is avoided while still achieving the low dislocation densities associated with high temperature growth.

The use of the invention can be elucidated through the example of the relaxed SiGe/Si system. In this materials system, relaxed SiGe alloys on Si have many useful applications such as high-speed electronics. As can be shown from dislocation kinetics theory in mismatched layers, the rate of lattice mismatch strain relief in a lattice-mismatched film is given by:

$$\frac{\partial \delta}{\partial t} = \frac{\rho_t b}{2} B Y^m \epsilon_{\text{eff}}^m e^{\frac{-U}{kT}} \quad (1)$$

where δ is the strain relieved by threading dislocation flow (and thereby misfit dislocation creation), ρ_t is the threading dislocation density at the top surface, b is the Burgers vector of the dislocation, B is a constant extracted from dislocation velocity measurements, Y is the biaxial modulus, ϵ_{eff} is the effective strain in the layer, U is the activation energy for dislocation glide, and T is the temperature of growth.

Realizing that the time derivative of plastic deformation is the 'grading rate' in a graded epitaxial layer, equation (1) can be written in a more practical form for those engineering dislocations in graded structures:

$$\rho_t = \frac{2 R_g R_{gr} e^{\frac{U}{kT}}}{b B Y^m \epsilon_{\text{eff}}^m} \quad (2)$$

where R_g is the film growth rate and R_{gr} is the film grading rate.

For the particular case of the SiGe graded layer system on Si, the parameters for equation (2) have been extracted experimentally. Figure 3 shows a plot of threading dislocation density vs. temperature for SiGe graded layers grown in a CVD reactor. All relaxed buffers were graded to 30% Ge as a final composition with a 1.5 μm final uniform cap layer. It is important to note that threading dislocation densities in graded layers in different CVD reactors have been studied, and it is noted here that the parameters can change slightly with a particular reactor or change in environment cleanliness. However, the numbers shown will not vary significantly, especially on a semilog plot. If an activation energy for dislocation glide is extracted from Figure 3, the result is an activation energy of 1.38 eV.

It is well known that activation energy for dislocation glide in the SiGe system is approximately 2.25 eV and not the extracted value of 1.38 eV. This discrepancy occurs since the extracted value assumes that the effective strain is constant with temperature, when in reality it is not. Thus, if one desires to use the formulations described herein, one must account for the change in effective strain with temperature. Figure 4 is a plot of the effective strain calculated using equation (2) under the assumption that the activation energy for dislocation glide is 2.25 eV. The effective strain drops with increasing growth temperature and is approximately in the 1×10^{-4} - 3×10^{-4} range for growths above 750°C.

It is also clear from Figures 3 and 4 that for growth temperatures equal to or greater than 1000°C, dislocation densities much less than 10^5 cm^{-2} are possible. However, as was stipulated previously, such high growth temperatures using high concentrations of germane in the gas flow (desired for high, economical growth rates) results in disastrous gas phase nucleation.

Using the invention, one can grow at reasonable growth rates at 750°C, avoid gas phase nucleation, but achieve lower threading dislocation densities by annealing at a higher temperature without gas flow. Figure 5 demonstrates the effect annealing can have on dislocation density by summarizing etch-pit density (EPD) measurements for SiGe samples grown with and without a post-cpi, high temperature anneal.

The samples are 20% SiGe layers on SiGe graded buffers graded from 0-20% at a rate of 10% Ge/ μm . The threading dislocation densities in the SiGe were measured as grown (growth temperature of 700-750°C), and with a 5 minute anneal at 1050°C performed after growth. As a result of the anneal, the total threading dislocation density decreased from $1.36 \times 10^6 \text{ cm}^{-2}$ to $7.25 \times 10^5 \text{ cm}^{-2}$, and the field threading dislocation density decreased from $1.31 \times 10^6 \text{ cm}^{-2}$ to $5.48 \times 10^5 \text{ cm}^{-2}$. Incorporating anneals throughout the grading

process as described in this disclosure enables the production of films with total dislocation densities well below 10^5 cm^{-2} .

One can estimate the time that one needs to pause at the annealing temperature (Δt in Fig. 2). This time is determined by ensuring that the dislocations have propagated as far as possible. A conservative estimate of this travel length can be extracted from Figures 3 and 4, with the additional information from x-ray diffraction that samples grown at $T > 750^\circ\text{C}$ are approximately completely relaxed. The average length of a misfit dislocation (and therefore length a threading dislocation has traveled) is:

$$\lambda_{AVG} = \frac{\rho_i}{\rho_t} = \frac{1}{S\rho_t} = \frac{\delta}{b_{eff}\rho_t} \quad (3)$$

where ρ_t is the interface dislocation density (inverse of the interface dislocation spacing, S). For the 30% Ge alloy example, $\rho = 1.22 \times 10^{-2}$ for complete relaxation. This results in a total misfit length per thread of approximately 5cm using equation 3. Since the experiments were performed on 4-inch (10cm) substrates, it is possible that a significant number are escaping at the edges of the wafer.

It must be remembered that the total length of 5cm is distributed over a number of interfaces in a graded layer. In the case of graded SiGe, typically a graded layer is composed of, for example, 15 layers, each layer with an increment of 2% Ge. If one also imagines a typical grading rate of 10% Ge/ μm , each of the 15 layers is 2000Å thick. Thus, each thread is creating about 5cm/15=0.33cm of misfit length in each interface.

Since the expression

$$v = BY^m \epsilon_{eff}^m e^{\frac{-U}{kT}} \quad (4)$$

estimates the dislocation velocity, the minimum time (Δt) to ensure close to maximum relaxation is:

$$\Delta t = \frac{\lambda}{v} \approx 0.1 \text{ seconds} \quad (5)$$

where it is assumed that annealing occurs at 1100C. Thus, the annealing time required at the elevated temperature need not be longer than a matter of seconds to ensure that the layer or layers grown at the reduced temperature have traveled their maximum length and created the lowest possible threading dislocation density. This calculation verifies that the invention is well suited to a CVD reactor with a low thermal mass in the substrate area, such as a rapid thermal CVD system.

A structure and method for creating relaxed mismatched films with low threading

dislocation density, by avoiding growth during high temperature cycles and thus avoiding particle nucleation in rapid thermal CVD systems has been described. The particular case of SiGe/Si has been used to exemplify the growth sequence and parameters. However, the invention can also be utilized to lower defect densities in the compositional grading of other materials such as InGaAs and InGaP.

Although the invention has been shown and described with respect to several preferred embodiments thereof, various changes, omissions and additions to the form and detail thereof, may be made therein, without departing from the spirit and scope of the invention.

10 What is claimed is:

CLAIMS

- 1 1. A semiconductor structure comprising:
2 a substrate;
3 a lattice-mismatched first layer deposited on said substrate and annealed at a
4 temperature greater than 100°C above the deposition temperature; and
5 a second layer deposited on said first layer with a greater lattice mismatch to said
6 substrate than said first layer.
- 1 2. The semiconductor structure of claim 1, wherein said substrate comprises Si and
2 said first and second layers comprise $\text{Si}_{1-x}\text{Ge}_x$.
- 1 3. The semiconductor structure of claim 1, wherein said substrate has a surface
2 layer comprising Si and said first and second layers comprise $\text{Si}_{1-x}\text{Ge}_x$.
- 1 4. The semiconductor structure of claim 1, wherein said substrate comprises
2 GaAs and said first and second layers comprise $\text{In}_y\text{Ga}_{1-y}\text{As}$.
- 1 5. The semiconductor structure of claim 1, wherein said substrate has a surface
2 layer comprising GaAs and said first and second layers comprise $\text{In}_y\text{Ga}_{1-y}\text{As}$.
- 1 6. The semiconductor structure of claim 1, wherein said substrate comprises GaP
2 and said first and second layers comprise $\text{In}_z\text{Ga}_{1-z}\text{P}$.
- 1 7. The semiconductor structure of claim 1, wherein said substrate has a surface
2 layer comprising GaP and said first and second layers comprise $\text{In}_z\text{Ga}_{1-z}\text{P}$.
- 1 8. The semiconductor structure of claim 2, wherein said first and second layers
2 differ by a Ge concentration less than 10% Ge.
- 1 9. The semiconductor structure of claim 2, wherein said first and second layers
2 differ in Ge concentration by approximately 1.5% Ge.
- 1 10. The semiconductor structure of claim 2, wherein said first and second layers
2 of $\text{Si}_{1-x}\text{Ge}_x$ are deposited at a growth temperature less than 850°C.

1 11. The semiconductor structure of claim 2, wherein said annealing occurs at a
2 temperature greater than 900°C.

1 12. The semiconductor structure of claim 2, wherein anneal time is greater than 0.1
2 seconds.

1 13. The semiconductor structure of claim 2, wherein said first and second layers
2 differ in Ge concentration by approximately 1.5%, the growth temperature is
3 approximately 750°C, and the anneal temperature is approximately 1050°C.

1 14. The semiconductor structure of claim 2, wherein said first and second layers
2 differ in Ge concentration by approximately 1.5%, the growth temperature is
3 approximately 750°C, and the anneal temperature is approximately 1050°C, and the
4 anneal time is greater than 0.1 seconds.

1 15. The semiconductor structure of claim 1, wherein said lattice-mismatched
2 semiconductor layer is deposited by chemical vapor deposition.

1 16. A semiconductor graded composition layer structure on a semiconductor
2 substrate comprising:
3 a semiconductor substrate;
4 a first semiconductor layer having a series of lattice-mismatched semiconductor
5 layers deposited on said substrate and annealed at a temperature greater than 100°C above
6 the deposition temperature;
7 a second semiconductor layer deposited on said first semiconductor layer with a
8 greater lattice mismatch to said substrate than said first semiconductor layer, and
9 annealed at a temperature greater than 100°C above the deposition temperature of said
10 second semiconductor layer.

1 17. The structure of claim 16, wherein said substrate comprises Si and said first
2 and second layers comprise SiGe.

1 18. The structure of claim 16, wherein said substrate has a surface layer
2 comprising Si and said first and second layers comprise $\text{Si}_{1-x}\text{Ge}_x$.

- 1 19. The structure of claim 16, wherein said substrate comprises GaAs and said
2 first and second layers comprise $\text{In}_y\text{Ga}_{1-y}\text{As}$.
- 1 20. The structure of claim 16, wherein said substrate has a surface layer
2 comprising GaAs and said first and second layers comprise $\text{In}_y\text{Ga}_{1-y}\text{As}$.
- 1 21. The structure of claim 16, wherein said substrate comprises GaP and said
2 first and second layers comprise $\text{In}_z\text{Ga}_{1-z}\text{P}$.
- 1 22. The structure of claim 16, wherein said substrate has a surface layer
2 comprising GaP and said first and second layers comprise $\text{In}_z\text{Ga}_{1-z}\text{P}$.
- 1 23. The structure of claim 17, wherein sequential layers in the graded
2 composition layers differ by a Ge concentration less than 10% Ge.
- 1 24. The structure of claim 17, wherein sequential layers in the graded
2 composition layers differ in Ge concentration by approximately 1.5% Ge.
- 1 25. The structure of claim 17, wherein said first and second layers are deposited
2 at a growth temperature of less than 850°C.
- 1 26. The structure of claim 17, wherein said annealing occurs at a temperature
2 greater than 900°C.
- 1 27. The structure of claim 17, wherein anneal time is greater than 0.1 seconds.
- 1 28. The structure of claim 17, wherein sequential layers in the graded
2 composition layers differ in Ge concentration by approximately 1.5%, the growth
3 temperature is approximately 750°C, and the anneal temperature is approximately
4 1050°C.
- 1 29. The structure of claim 17, wherein sequential layers in the graded
2 composition layers differ in Ge concentration by approximately 1.5%, the growth
3 temperature is approximately 750°C, and the anneal temperature is approximately

4 1050°C, and the anneal time is greater than 0.1 seconds.

1 30. The structure of claim 16, wherein said lattice-mismatched semiconductor
2 layer is deposited by chemical vapor deposition.

1 31. A method of processing a semiconductor structure comprising:
2 providing a substrate;
3 depositing a lattice-mismatched first layer on said substrate;
4 annealing said first layer at a temperature greater than 100°C above the deposition
5 temperature; and
6 depositing a second layer on said first layer with a greater lattice mismatch to
7 said substrate than said first layer.

1 32. The method of claim 31, wherein said substrate has at least a surface layer
2 comprising Si and said first and second layers comprise $\text{Si}_{1-x}\text{Ge}_x$.

1 33. The method of claim 31, wherein said substrate has at least a surface layer
2 comprising GaAs and said first and second layers comprise $\text{In}_y\text{Ga}_{1-y}\text{As}$.

1 34. The method of claim 31, wherein said substrate has at least a surface layer
2 comprising GaP and said first and second layers comprise $\text{In}_z\text{Ga}_{1-z}\text{P}$.

1 35. The method of claim 32, wherein said first and second layers differ by a Ge
2 concentration less than 10% Ge.

1 36. The method of claim 32, wherein said first and second layers differ in Ge
2 concentration by approximately 1.5% Ge.

1 37. The method of claim 32, wherein said first and second layers of $\text{Si}_{1-x}\text{Ge}_x$ are
2 deposited at a growth temperature less than 850°C.

1 38. The method of claim 32, wherein said annealing occurs at a temperature
2 greater than 900°C.

1 39. The method of claim 32, wherein anneal time is greater than 0.1 seconds.

1 40. The method of claim 32, wherein said first and second layers differ in Ge
2 concentration by approximately 1.5%, the growth temperature is approximately 750°C,
3 and the anneal temperature is approximately 1050°C.

1 41. The method of claim 32, wherein said first and second layers differ in Ge
2 concentration by approximately 1.5%, the growth temperature is approximately 750°C, and
3 the anneal temperature is approximately 1050°C, and the anneal time is greater than 0.1
4 seconds.

1 42. The method of claim 31, wherein said lattice-mismatched semiconductor
2 layer is deposited by chemical vapor deposition.

1 43. A method of processing a semiconductor graded composition layer structure on
2 a semiconductor substrate comprising:
3 providing a semiconductor substrate;
4 depositing a first layer having a series of lattice-mismatched semiconductor layers on
5 said substrate;
6 annealing said first layer at a temperature greater than 100°C above the deposition
7 temperature;
8 depositing a second layer on said first layer with a greater lattice mismatch to said
9 substrate than said first layer; and
10 annealing said second layer at a temperature greater than 100°C above the
11 deposition temperature of said second layer.

1 44. The method of claim 43, wherein said substrate has at least a surface layer
2 comprising Si and said first and second layers comprise $\text{Si}_{1-x}\text{Ge}_x$.

1 45. The method of claim 43, wherein said substrate has at least a surface layer
2 comprising GaAs and said first and second layers comprise $\text{In}_y\text{Ga}_{1-y}\text{As}$.

1 46. The method of claim 43, wherein said substrate has at least a surface layer
2 comprising GaP and said first and second layers comprise $\text{In}_z\text{Ga}_{1-z}\text{P}$.

1 47. The method of claim 44, wherein sequential layers in the graded composition
2 layers differ by a Ge concentration less than 10% Ge.

1 48. The method of claim 44, wherein sequential layers in the graded composition
2 layers differ in Ge concentration by approximately 1.5% Ge.

1 49. The method of claim 44, wherein said first and second layers are deposited at
2 a growth temperature of less than 850°C.



1 50. The method of claim 44, wherein said annealing occurs at a temperature
2 greater than 900°C.

1 51. The method of claim 44, wherein anneal time is greater than 0.1 seconds.


1 52. The method of claim 44, wherein sequential layers in the graded composition
2 layers differ in Ge concentration by approximately 1.5%, the growth temperature is
3 approximately 750°C, and the anneal temperature is approximately 1050°C.


1 53. The method of claim 44, wherein sequential layers in the graded composition
2 layers differ in Ge concentration by approximately 1.5%, the growth temperature is
3 approximately 750°C, and the anneal temperature is approximately 1050°C, and the
4 anneal time is greater than 0.1 seconds.

1 54. The method of claim 43, wherein said lattice-mismatched semiconductor
2 layer is deposited by chemical vapor deposition.


FIG. 1A**FIG. 1B**

4. REPEAT ANNEAL AND
DEPOSITION UNTIL DESIRED
STRUCTURE IS ACHIEVED


FIG. 1C

**FIG. 2**

GLIDE KINETICS SERIES (30% Ge): FIELD T₀₀ vs.
GROWTH T

**FIG. 3**

SUBSTITUTE SHEET (RULE 26)

***FIG. 4***

Sample	Total Threading Dislocation Density (# / cm ²)	Field Threading Dislocation Density (# / cm ²)
20% SiGe on Si with graded buffer as grown	1.36 × 10 ⁶	1.31 × 10 ⁶
20% SiGe on Si with graded buffer after a 5 min anneal at 1050°C	7.25 × 10 ⁵	5.48 × 10 ⁵

FIG. 5

INTERNATIONAL SEARCH REPORT

Internatic Application No

PCT/US 01/01413

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H01L21/20

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ, INSPEC

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 279 687 A (GIBBINGS CHRISTOPHER J ET AL) 18 January 1994 (1994-01-18)	1-7, 10-12, 31-34, 37-39, 42
Y	column 2, line 44 -column 4, line 21 column 6, line 51 -column 7, line 2 claims 1,4 --- -/--	8, 9, 13, 14, 16-30, 35, 36, 40, 41, 43-54

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents:

A document defining the general state of the art which is not considered to be of particular relevance

E earlier document but published on or after the international filing date

L document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

O document referring to an oral disclosure, use, exhibition or other means

P document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

& document member of the same patent family

Date of the actual completion of the international search

21 May 2001

Date of mailing of the international search report

29/05/2001

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax (+31-70) 340-3016

Authorized officer

Giordani, S

INTERNATIONAL SEARCH REPORT

Internatio Application No

PCT/US 01/01413

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	<p>US 5 810 924 A (MEYERSON BERNARD STEELE ET AL) 22 September 1998 (1998-09-22)</p> <p>column 5, line 64 -column 7, line 16 column 9, line 16 - line 30 column 13, line 1 - line 8 claims 1,3</p>	<p>8,9,13, 14, 16-30, 35,36, 40,41, 43-54</p>
X	<p>US 4 900 372 A (LEE JHANG W ET AL) 13 February 1990 (1990-02-13)</p> <p>column 3, line 18 -column 4, line 30</p>	<p>1,4-7, 15,16, 19-22, 30,31, 33,34, 42,43, 45,46,54</p>
A	<p>LUAN H -C ET AL: "HIGH-QUALITY GE EPILAYERS ON SI WITH LOW THREADING-DISLOCATION DENSITIES" APPLIED PHYSICS LETTERS,AMERICAN INSTITUTE OF PHYSICS. NEW YORK,US, vol. 75, no. 19, 8 November 1999 (1999-11-08), pages 2909-2911, XP000875961 ISSN: 0003-6951 the whole document</p>	<p>1-54</p>

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 01/01413

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 5279687 A	18-01-1994	CA 2011986 A,C EP 0462995 A WO 9010950 A JP 4504031 T	10-09-1990 02-01-1992 20-09-1990 16-07-1992
US 5810924 A	22-09-1998	US 5659187 A BR 9201914 A CA 2062134 A,C EP 0515859 A JP 2582506 B JP 5129201 A	19-08-1997 12-01-1993 01-12-1992 02-12-1992 19-02-1997 25-05-1993
US 4900372 A	13-02-1990	US 4835116 A CA 1320103 A WO 8904549 A	30-05-1989 13-07-1993 18-05-1989